

Practical Aspects of Modeling Complex Analog Behavior in Modern Circuit Simulators


Marek Mierzwinski

What I hope you'll learn

- How the overall circuit design process works
 - But how it's similar to most other engineering endeavors
- How simulators work
 - And the models are the critical piece
- Getting a model into a simulator has become very simple
 - New programming languages have made it possible
 - New models can be implemented by individuals
- A bit about Keysight Technologies

Agenda

Or at least a guide



A little background on Keysight Technologies

History

- The original test and measurement divisions of Hewlett-Packard
- HP spun off Agilent Technologies in 2000
- Agilent Technologies spun off Keysight Technologies in 2014
- Corporate headquarters in Santa Rosa



Around the World, We're Ready to Help You Change It

150 locations

Conducting business in more than 100 countries

12,200 employees

ASIC design center and proprietary fabrication facility

Technology centers for MMICs, optical components and microelectronic packaging

Over 1,000 patents

>4,000 products

R&D centers in 13 countries around the world

40 service hubs



New Keysight R&D Center at Georgia Tech


- Keysight has opened a new Atlanta-based Software Development Center.
- Will house >200 software developers & engineers over next 5 years.
- > 50 new engineers hired.




Circuit **Design** Environment

The Problem

Even something as basic as an amplifier has multi-technology design challenges




RF and Microwave Design Flow



Each step of the flow can be complex


Layout and visualization




Metal traces become circuits on their own at high frequency

Use 3D Planar simulator and Full 3D Finite Element Method simulator


Field and Current Distributions



High Speed Digital Power, Ground, and Trace Analysis.




Co-Simulation Between Circuit and EM




Multiple Technologies

- Multi-Chip Modules
- Integrated IC-Package-Laminate-Board





Solder Balls and Spirals



The Circuit Simulator

Analyzes nonlinear behavior



This is the portion of the problem we'll look at in more detail

Basic simulation flow

2

Simulator “parses” the information and creates an internal database of elements and values

```
global 0
parameters _sw_fngeo=0

model testmodel_p r3
+ sw_et = _sw_fngeo
+ sw_fngeo = _sw_fngeo
+ sw_mmgeo = _sw_mmgeo
+ subversion = 0
+ revision = 0
+ level = 1003
+ scale = 1.0
+ tmin = -100.0
+ tmax = 500.0

X1 (net1 net2 net3) testmodel_p
+ m = 5
+ l = 0.05e-6

VD ( 0 net1_noise ) vsource type=sine sine
VG ( 0 net2_r ) vsource dc=VG type=dc
VS ( 0 net3_r ) vsource dc=VS type=dc

R1 net1 net1_noise resistor r=1 isnoisy=no
R2 (net2_r net2) resistor r=0.1 isnoisy=no
R3 (net3_r net3) resistor r=0.1 isnoisy=no
```




```
network main
{
  variable:
  {
    numeric temp { nom = 27, is_design = 1 };
    numeric tnom { nom = 25, is_design = 1 };
  };
  param_set:
  {
    PARSET_0001 { level = 1003, scale = 1, tc1 = 0, tc2 = 0,
    tnom = 27, type = 1, version = 1, np = 1, cp = 0,
    gmin = 1e-12, subversion = 0, revision = 0, shrink = 0, tmin = -100,
    tmax = 500, rthresh = 0.001, imax = 1, lmin = 0, lmax = 9900000000,
    wmin = 0, wmax = 9900000000, jmax = 100, vmax = 9900000000, tminclip = -100,
    tmaxclip = 500, rsh = 100, xw = 0, nwxw = 0, wexw = 0,
    fdrw = 1, fdxwinf = 0, xl = 0, xlw = 0, dxlsat = 0,
    nst = 1, ats = 0, dfinf = 0.01, dfw = 0, dfl = 0,
    dfwl = 0, dp = 2, ecrit = 4, scorn = 0.4, du = 0.02,
    rc = 0, rcw = 0, fc = 0.9, isa = 0, na = 1,
    ca = 0, cja = 0, pa = 0.75, ma = 0.33, aja = -0.5,
    isp = 0, cjp = 0, pp = 0.75, mp = 0.33, ajp = -0.5,
    vbv = 0, ibv = 1e-06, nbv = 1, kfn = 0, afn = 2,
    bfn = 1, ea = 1.12, xis = 3, tc1l = 0, tc2l = 0,
    tc1w = 0, tc2w = 0, tc1rc = 0, tc2rc = 0, tc1kfn = 0,
    tc1vbv = 0, tc2vbv = 0, tc1nbv = 0, gth0 = 1000000, gthp = 0,
    gtha = 0, gthc = 0, cth0 = 0, cthp = 0, ctha = 0,
    cthc = 0, nsig_rsh = 0, nsig_w = 0, nsig_l = 0, sig_rsh = 0,
    sig_w = 0, sig_l = 0, smm_rsh = 0, smm_w = 0, smm_l = 0 };
  };
  model:
  {
    mint r3 testmodel_p { gg_paramset = ["PARSET_0001"], __spectro_model = "r3", sw_noise = 1, sw_et = 1, sw_mman = 0,
    sw_dfgeo = 1, sw_fngeo = 0, sw_mmgeo = 0 };
  };
  element:
  {
    lumped r R1 (net1,net1_noise) { isnoisy = "no", r = 1 };
    lumped r R2 (net2_r,net2) { isnoisy = "no", r = 0.1 };
  };
}
```

Basic simulation flow

3

Simulator creates and solves the matrix of circuit equations, storing the results in a data file.

Post processing algorithms provide a convenient way to view the results of the data file.




Circuit **Simulation**

Let's now at a simple example of a circuit, but follow the steps in solving a bit more closely

A simple circuit simulation example

Start with a current source and some resistors



What is V1 and V2?

Everything you always wanted to know about SPICE -
Colin Warwick, Keysight

Nodal Analysis


1

Apply Kirchoff's
Current Law to the
nodes

$$G_{01}(V_1 - V_0) - G_{20}(V_0 - V_2) - I_1 = 0$$

$$G_{12}(V_2 - V_1) - G_{01}(V_1 - V_0) + I_1 = 0$$

$$G_{20}(V_0 - V_2) - G_{12}(V_2 - V_1) = 0$$



The resistor's constitutive relation: $I = V/R = G \cdot V$

Rearrange to matrix form

2

Arrange into the
matrix form of

$$G \times V = I$$


$$\begin{bmatrix} (G_{01}+G_{20}) & -G_{01} & -G_{20} \\ -G_{01} & (G_{12}+G_{01}) & -G_{12} \\ -G_{20} & -G_{12} & (G_{20}+G_{12}) \end{bmatrix} \times \begin{bmatrix} V_0 \\ V_1 \\ V_2 \end{bmatrix} = \begin{bmatrix} -I_1 \\ I_1 \\ 0 \end{bmatrix}$$

Solve the matrix

3

Invert the matrix,
solve for

$$V = G^{-1}I$$



V0 assigned to ground

Some complicating factors

- Voltage sources don't work in simple nodal analysis
- Multi-terminal devices get loaded into the matrix differently
- Some elements are best described by their frequency dependence rather than voltage-current relations
- Users want DC, time/frequency-dependent, noise, small-signal, large signal, and other types of analyses in order to understand how the circuit works
- Nonlinear elements eliminate straight-forward solutions, as we'll see next

Another simple circuit

But much more difficult to solve

Replacing the resistor network with a resistor and a simple (ideal) diode makes the solution much harder to determine.

The current through the diode is:


$$I_d = C \left(e^{\frac{V_2}{k}} - 1 \right)$$

So, substituting and rearranging using Kirchoff's Voltage Law:

$$R_s C \left(e^{\frac{V_2}{k}} - 1 \right) + V_2 - V_1 = 0$$



A transcendental equation of the form:

$$F(V_n) = 0$$



Nonlinear Circuit Simulation

Solves equations iteratively using Newton-Raphson technique



Basic Simulator Equation

The simulator solves the equation

$$v_N^{(k+1)} - v_N^{(k)} = -J^{-1}F(v_N^{(k)})$$

Where $v_N^{(k)}$ is the vector of node voltages on the k^{th} iteration

And J is the 'Jacobian' matrix, the first order partial derivatives of the function

Every component must be described not just by its constitutive relations, **but by its Jacobian entry.**

The models have the information about how the circuit works, the rest of the job is just solving the matrix equation.


UC Berkeley's SPICE was the first program to do this and today's simulators share many design ideas.

Analog Models

Let's now look in detail at the transistor **models** that the circuit simulator uses

Modeling the MOSFET

How can we get the answers the simulator needs?




1. What current flows if we apply biases to each node?
2. How fast can the current change if we change the bias quickly?
3. How much noise is generated?
4. What if I change the size of the transistor
5. What if I change the materials?

Macro Models

e.g., The Hybrid Pi


- Quick and easy and portable since just consists of standard components
- Nonlinear behavior can sometimes be implemented if the simulator supports it
- Messy when used beyond simple devices
 - Parameters...



Physics Based Models

Solve the Fundamental Equations

- Commercial and research programs allow the user to define the material and geometric values of a device, then apply biases or other stimuli
- Simulator will apply varying levels of physics to the problem
 - E-M / charge
 - Thermal
 - Quantum mechanics
 - Statistical physics
- Produces output such as potentials, currents and charges, light, etc.



<https://en.wikipedia.org/wiki/File:SemiProcSimRslt.png>


Problem **solved**?

Reality

Transistors do not come out of the process 'as-drawn'

A cross section of a simple CMOS FET device shows that geometries are hard to define, hard to control, and hard to measure

So physics based modeling can't give you the correct answer because it doesn't have the correct question!



Credit: Texas Instruments

So, what to do?


Simulate the semiconductor process

Feeds the results to the Physics Model

Process simulators exist, Stanford's SUPREM was one of the early ones

Process simulators take the equipment parameters as input, calculate the doping profiles, dielectric dimensions, etc.


They take complex phenomenon such as stress-induced diffusion, oxidation processes, etc. into account



Problem solved **now**?

Accurate Physics

Doesn't Mean Correct Answer



It just pushes the problem of calibration back another level

The fundament modeling issue


Why can't we simulate everything?

We don't have all the information

Even with the information we already have, it's too much for our computers


Do We Even Need a Model?

Can we just measure it instead?



MDIF File

Data-specific simulate-able instance




Compact Transistor Models

A set of equations and related parameters that describe the behavior

- Calculate equations from physics but simplify the math
- Keep the physics that's important
- Parameterize it so it can be applied to a wide variety of device types in that family
- Use empirical relations where you can see an effect but don't understand the cause

a) N-channel MOSFET


Cut Off	$V_{GS} \leq V_T$	$I_{DS} = 0$
Linear	$V_{GS} > V_T, V_{DS} \leq V_{GS} - V_T$	$I_{DS} = \mu_n C_{ox} \frac{W}{L} \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right] (1 + \lambda V_{DS})$
Saturation	$V_{GS} > V_T, V_{DS} > V_{GS} - V_T$	$I_{DS} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$




<https://inst.eecs.berkeley.edu/~ee105/fa05/handouts/discussions/Discussion5.pdf>

Choosing the level of model complexity


An optimization problem



Compact Transistor Models



Device Modeling: Compact Model Parameter Extraction



Compact Model Implementation

Compact models are the best way to describe nonlinear behavior, like transistors. How are they actually **implemented** in the simulator?


Compact Transistor Model Implementation

Lots of work

- Models need to:
 - compute matrix stamp
 - Implement multiple entry points for different analysis types
 - Handle housekeeping of parameter input and range checking
 - **Compute derivatives** for the Jacobian entry
- Keep up with simulator changes as new features or analyses are added
- Historically, this was done by writing subprograms that the would be compiled into the simulator program

Model Implementation

Historically



This step takes **a few months, even years.**


SPICE Implementation of the Resistor

A simple linear component

- To implement the resistor model, SPICE uses **30,000 lines of code!**
- Each simulator vendor would take the c-code and convert to their own programming language
- Typically the original code would have bugs (typically in the derivative equations)
 - Some vendors would quietly fix the bug
 - Users not always happy to have a different answer

2046	Sep	4	1992	res.c
4762	Jun	17	1991	resask.c
908	Apr	1	1991	resdel.c
813	Apr	1	1991	resdest.c
1089	Apr	1	1991	resload.c
1185	Apr	1	1991	resmask.c
1045	Apr	1	1991	resmdel.c
1505	Apr	1	1991	resmpar.c
4480	Mar	21	1993	resnoise.c
1185	Apr	1	1991	resparam.c
1132	Apr	1	1991	respzld.c
1857	Apr	1	1991	ressacl.c
1397	Apr	1	1991	resetup.c
1399	Apr	1	1991	ressload.c
1302	Apr	1	1991	ressprt.c
986	Apr	1	1991	ressset.c
2590	Apr	1	1991	restemp.c

What do Foundries want?



- Want accurate, robust, and tested models.
- Want their end users to use any simulation too.
- Want a wide range of models, not one model that you have to fit your device to.
- Want to easily modify the underlying equations for special needs.

What do EDA (Electronic Design Automation) Vendors want?


- Want to have as many models in their simulator as possible
- Want their models to work just like everywhere else
- Don't want to have to change anything

The **Solution**

A new programming language
made for device model
developers

Verilog-A

Hardware Description Language



Digital circuits are
'programmed' with Verilog

Verilog-A is a subset of this
language – simulators can
choose to just implement this
small part rather than the full
language

Features of Verilog-A

- Natural programming language uses potential and flows, can be learned in hours
 - Models do not have to be electrical
 - Thermal
 - Mechanical
 - Rotational
 - User defined
- Models can ‘instantiate’ other models
 - It can even be the netlist
- Works same in all simulators
- Code execution is a bit slower, but that will improve and should surpass manually-coded models

The Resistor in Verilog-A

~10 lines of code!

```
`include "disciplines.vams"
`include "constants.vams"

module resistor(p,n);
    electrical p,n;

    parameter real R=1 from (0:inf];
    real g;

    analog begin
        g = 1/R;
        I(p,n) <+ V(p,n)*g +
            white_noise(4 * `P_K *
                $temperature/ R, "thermal");
    end
endmodule
```

Include files

Ports

Parameter(s)


Variable(s)

Behavior

Declaration block

My_resistor.va

Verilog-A in the Simulator



A separate program, called the Verilog-A compiler, takes the model and converts the parameters and equations into the information that the individual simulator needs.


- This includes calculating all the derivatives
- All the parameters and their limits
- How to load into the matrix (the stamp)

This step takes **a few seconds**.

State of the Art Compact MOSFET Model

BSIM-CMG (Berkeley Short channel Insulated gate Model - Common Multiple Gate)

- Release document contains about **70** pages of equations
- These are just the constitutive relations – no derivatives provided!
- 500 parameters
- This is typical for a MOSFET model



BSIM-CMG Verilog-A Code

The source code is the reference and the documentation

Although not yet as well-documented as the reference manuals, the source code is readable.

It is also correct-by-definition. The model's behavior is **defined** by the source code.

This section shows the equations related to those displayed on the previous slide.

```
if (!$param_given(THETADIBL)) begin
    tmp = DSUB_i * Leff / scl + 1.0e-6;
    if (tmp < 40.0) begin
        Theta_DIBL = 0.5 / (cosh(tmp) - 1.0);
    end else begin
        Theta_DIBL = exp(-tmp);
    end
end else begin
    Theta_DIBL = THETADIBL;
end

Theta_RSCE = sqrt(1.0 + LPE0_i / Leff) - 1.0;

tmp = DSUB_i * Leff / scl + 1.0e-6;
if (tmp < 40.0) begin
    T0 = 1.0 / max((1.0 + DVTP2 * (cosh(tmp) - 2.0)), 1.0e-6);
end else begin
    T0 = exp(-tmp) / max((exp(-tmp) + DVTP2), 1.0e-6);
end

Theta_DITS = T0;
nbody = NBODY_i;
qbs = `q * nbody * Ach / Cins;

// Gate Current
if (TYPE == `ntype) begin
    Aechvb = 4.97232e-7; // NMOS
    Bechvb = 7.45669e11; // NMOS
end else begin
    Aechvb = 3.42537e-7; // PMOS
    Bechvb = 1.16645e12; // PMOS
end

T0 = TOXG * TOXG;
T1 = TOXG * POXEDGE_i;
T2 = T1 * T1;
Toxratio = lexp(NTOX_i * ln(TOXREF / TOXG)) / T0;
```

pectively.


$$\psi_a = 0.4 + PHIN_i + \phi_B$$
$$\Theta_{SW} = \frac{0.5}{\cosh(DVT1SS \cdot \frac{L_{eff}}{\lambda}) - 1}$$
$$C_{loc} = \Theta_{SW} \cdot (CDSC[N] + CDSCD_a \cdot V_{ds})$$
$$n = \begin{cases} \Theta_{SS} \cdot \left(1 + \frac{CIT1 \cdot C_{loc}}{C_{ox} \cdot V_{gs}}\right) & \text{if } GEOMOD \neq 3 \\ \Theta_{SS} \cdot \left(1 + \frac{CIT1 \cdot C_{loc}}{C_{ox}}\right) & \text{if } GEOMOD = 3 \end{cases}$$
$$\Theta_{SCE} = \frac{0.5}{\cosh(DVT1_s \cdot \frac{L_{eff}}{\lambda}) - 1}$$
$$\Delta V_{th,SCE} = \Theta_{SCE} \cdot DVT0 \cdot (V_{ds} - \psi_a)$$
$$\Theta_{DIBL} = \frac{0.5}{\cosh(DSUB_i \cdot \frac{L_{eff}}{\lambda}) - 1}$$
$$\Theta_{DITS} = \frac{1.0}{\max\left(\left(1.0 + DVTP2 \cdot \left(\cosh\left(DSUB_i \cdot \frac{L_{eff}}{\lambda}\right) - 2.0\right)\right), 1.0e-6\right)}$$
$$\Delta V_{th,DIBL} = \Theta_{DIBL} \cdot ET_{A0} \cdot V_{ds} + DVTP2 \cdot \Theta_{DITS} \cdot V_{ds}^{DVTP1}$$
$$\Delta V_{th,RSCE} = K1RSCE \cdot \left[\sqrt{1 + \frac{LPE0}{L_{eff}}} - 1\right] \cdot \sqrt{V_{ds}}$$
$$\Delta V_{th,all} = \Delta V_{th,SCE} + \Delta V_{th,DIBL} + \Delta V_{th,RSCE} + \Delta V_{th,temp}$$
$$V_{gs,fb} = V_{gs} - \Delta\phi - \Delta V_{th,all} - DVTSHIFT$$

BSIM-CMG provides an option to use Θ_{SW} , Θ_{SS} , Θ_{DIBL} and Θ_{DITS} as model parameters directly

Modeling Self-heating in Devices

An illustration of the simplicity and power of Verilog-A models

- Any device dissipates some power and this raises the device temperature, which changes the device characteristics – much more important as devices shrink
- Modeling self-heating is conceptually very simple:



- The voltage on node t is proportional to the temperature rise, so just add that to the device temperature
- **And then add all the partial derivatives with respect to temperature!**

Modeling Self-heating in Devices


The Verilog-A solution

Self-heating is simple to add to any Verilog-A model:

```
T = $temperature + Temp(t);  
Pwr(t) <+ - Id * Vd;  
Pwr(t) <+ Temp(t) / Rth_T + ddt(Cth * Temp(t));
```

The circuit can even be described in terms of thermal characteristics.

And all the partial derivatives with respect to temperature are automatically calculated!



Compact Model Coalition

The CMC is an international standards body formed to qualify and describe compact models in a way that

1. all simulators would access them in the same way
2. all simulators would return the same results when used in a simulator
3. New requirement: **all models must be written in Verilog-A**

Compact Model Coalition
Industry Cost Savings through Standard Models

The Compact Model Coalition (CMC) is a working collaboration group focused on the standardization of SPICE Simulation Programs with integrated circuit (IC) models.

When a new or revised chip is designed, it must be simulated prior to manufacturing. This can be thought of as a group of designers each using their own tools to simulate the new chip before it enters the rapid response phase of manufacturing. The simulation is based on standard models (represented in the form of equations) governed by CMC.

Since the standard models are proven and accepted by CMC, they are recognized and widely used by the semiconductor industry. The adoption of such standard models using proven and accepted, efficient and reliable by leading manufacturers (IC, ASICs and SoCs) is guaranteed and ensures the results.

The members of the coalition are creating models. All join the CMC for an important and highly visible reason: they want to be a voice, an influence, for themselves and their companies in the standard model setting process.

While active in the industry, CMC offers standard and inputs, CMC members enjoy a type of additional benefits:

- **Early access to new releases.** CMC members can access new simulation releases and existing model whitepapers long before they are released to the public.
- **A voice in the selection process.** Members determine which models, standards, targets for new development and which models receive ongoing CMC financial support.
- **Professional growth.** CMC members enjoy the opportunity to learn from and work with the world's most talented compact model developers from both industry and academia.
- **Free S2 Base Membership.** Our recently enhanced membership package for CMC members is complimentary S2 Base Membership with opportunities to participate in special research groups.


CMC STANDARD COMPACT MODEL DEVELOPERS
POWERING SIMULATIONS THAT POWER THE ELECTRONICS WORLD

nanoHUB.org

A NSF funded site for model collaboration

“nanoHUB.org is the premier place for computational nanotechnology research, education, and collaboration.

These resources help users learn about our simulation tools and about nanotechnology in general. ”




nanoHUB.org

An active compact model development site

Users can


- post their models,
- provide feedback on other models,
- create tools for helping others create models
- access teaching material to understand devices



NanoHub

Tools to help model developers

- VALint looks through Verilog-A code and checks for problems that a compact model might encounter
- Verilog-A is a general language for any analog behavior so it has more features than a compact model developer would (or should) use



Compact Model Coalition

In the early 2000's there was

1

standard compact model, the BSIM4 model developed by UC Berkeley.

Now there are

> 20

standard compact models, from universities including

- UC Berkeley (3 separate families)
- Auburn
- University of Hiroshima (4 separate families)
- EPFL (France)
- Leti (France)
- UC San Diego
- MIT
- IIT – Kampur (India)
- Chalmers (Sweden)



Summary

What I Hope You've Learned

- The circuit design flow is complex and software tools play a critical part in developing today's products
- Analog circuit simulators work on the basic principle of solving Kirchoff's laws to create the equations, then using an iterative solving procedure based on Newton-Raphson to find the solution.
- To participate, nonlinear models must supply their constitutive relations but also their partial derivatives, plus a lot of other information
- Verilog-A provides a convenient way to quickly implement models – changing the paradigm from one model fits all devices to a model for each device
- **Analog models can be developed by individuals** now and a new infrastructure to support that is being created

Thank you for your attention!

References

- SPICE: <https://bwracs.eecs.berkeley.edu/Classes/lcBook/SPICE/>
- How to (and how not to) write a compact model in Verilog-A - Geoffrey J. Coram
- <http://www.designers-guide.org/>



- <http://signal-integrity.blogs.keysight.com/2009/circuit-simulation-part-one-spice-turns-thirty-six/> Colin Warwick
- IC-CAP Modeling Handbook, Franz Sischka



Jobs at Keysight

A few words about what skills are best for working at Keysight

Core Skills for EDA Software Engineers

- Electronics
 - Circuits and systems
 - Semiconductor physics
- Software
 - Programming
 - Math and algorithms
 - User interface and usability
- Curiosity, creativity, and community

Careers at Keysight



Learn more and apply at jobs.keysight.com

Everywhere the Electronic Signal Goes, Keysight is There

To help design, test, manufacture and optimize

Multi-standard smartphones, tablets, IoT devices

Networks and cloud environments

Connected cars

Clean energy

Semiconductors

Aerospace, Defense, and Government

General electronics

